I/O Optimization with 3D SoC, SiP, and PCB Co-design

design forceSoCs and advanced packages (such as system-in-package or package-on-package), and the board layout are typically designed in separate environments.  Information can be communicated and exchanged from SoCs across different toolsets using file formats such as OpenAccess and LEF/DEF. But due to the continued challenges of higher densities, miniaturization and reduced power consumption, design teams are finding it difficult to consider the complete system when they make critical decisions at each design stage. 

This webinar is aimed to help the audience identify disconnects in the chip, package, and board design environment; and explore methods to optimize interconnects, improve design collaboration, and enable signal traceability and analysis across the complete system. 

Watch Webinar Now

Was this article helpful?
0 out of 0 found this helpful



Please sign in to leave a comment.