Eliminate DDR3 Timing Errors with Constraint-based Routing

ddr3With DDR3 data rates exceeding two giga-transfers per second, the engineering team needs to employ a constraint-driven design process in order to achieve success.  The team must also have the ability to verify that timing margins have been met.  The design environment supporting these activities should facilitate the capture and validation of these requirements.

This webinar explores how to realize a DDR3 system using constraints and validate the design’s timing margins.  Starting with schematics, we create what-if scenarios, enter constraints, and review initial eye diagrams.  Next, we use the constraints to guide placement and routing.  Finally, with constraints met, we perform signal integrity analysis and verify that setup/hold margins are honored.

Watch Webinar Now

Was this article helpful?
0 out of 0 found this helpful



Please sign in to leave a comment.